Jump to content

VHDL-VITAL

From Wikipedia, the free encyclopedia
The printable version is no longer supported and may have rendering errors. Please update your browser bookmarks and please use the default browser print function instead.

In computer chip design and manufacture VHDL-VITAL or simply VITAL, VHDL Initiative Towards ASIC Libraries, refers to the IEEE Standard 1076.4 Timing.[1]

References

  1. ^ "VHDL - VITAL". www.vhdl.renerta.com. Archived from the original on 2011-10-22.